

10072 U.S. PTO
10/000347
12/04/01

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10000347	FILING DATE 12/04/2001	CLASS 327	SUBCLASS 047,300	GAU 2816	EXAMINER Patel S.
----------------------	---------------------------	--------------	---------------------	-------------	----------------------

**APPLICANTS: Kudo Mamoru; Nakamura Shinobu;

369

2653
2655

**CONTINUING DATA VERIFIED:

** FOREIGN APPLICATIONS VERIFIED:

JAPAN P2000-374695 12/05/2000

PG-PUB	DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>
Foreign priority claimed 35 USC 119 conditions met		<input type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> yes <input type="checkbox"/> no
ATTORNEY DOCKET NO SON-2274		
TITLE : Phase-locked loop circuit (for reproducing A channel clock U.S. DEPT. OF COMM./PAT. & TM-PTO-436L (Rev. 12-94)		

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED		
ISSUE FEE		Assistant Examiner		
Amount Due	Date Paid	Primary Examiner		
TERMINAL		PREPARED FOR ISSUE		
DISCLAIMER		Application Examiner		
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH:

DISK (CRF)

CD-ROM
(Attached in pocket on right inside flap)